

TS4998

2 x 1W differential input stereo audio amplifier

Features

- Operating range from V_{CC} = 2.7V to 5.5V
- \blacksquare 1W output power per channel @ V_{CC}=5V, THD+N=1%, R_1 =8 Ω
- Ultra low standby consumption: 10nA typ.
- 80dB PSRR @ 217Hz with grounded inputs
- High SNR: 106dB(A) typ.
- Fast startup time: 45ms typ.
- Pop&click-free circuit
- Dedicated standby pin per channel
- Lead-free QFN16 4x4mm package

Applications

- Cellular mobile phones
- Notebook and PDA computers
- LCD monitors and TVs
- Portable audio devices

Description

The TS4998 is designed for top-class stereo audio applications. Thanks to its compact and power-dissipation efficient QFN16 package with exposed pad, it suits a variety of applications.

With a BTL configuration, this audio power amplifier is capable of delivering 1W per channel of continuous RMS output power into an 8Ω load @ 5V.

Each output channel (left and right), also has its own external controlled standby mode pin to reduce the supply current to less than 10nA per channel. The device also features an internal thermal shutdown protection.

The gain of each channel can be configured by external gain setting resistors.

Contents

1 Typical application schematics

[Figure 1](#page-2-1) shows a typical application for the TS4998 with a gain of +6dB set by the input resistors.

Figure 1. Typical application schematics

Table 1. **External component descriptions**

Components	Functional description		
R_{IN}	Input resistors that set the closed loop gain in conjunction with a fixed internal feedback resistor (Gain = $R_{\text{feed}}/R_{\text{IN}}$, where R_{feed} = 50k Ω).		
C_{IN}	Input coupling capacitors that block the DC voltage at the amplifier input terminal. Thanks to common mode feedback, these input capacitors are optional. However, if they are added, they form with R_{IN} a 1st order high pass filter with -3dB cut-off frequency ($f_{\text{cut-off}} = 1 / (2 \times \pi \times R_{\text{IN}} \times C_{\text{IN}})$).		
C_S	Supply bypass capacitors that provides power supply filtering.		
$\mathtt{C}_\mathtt{B}$	Bypass pin capacitor that provides half supply filtering.		

2 Absolute maximum ratings

1. All voltage values are measured with respect to the ground pin.

2. The magnitude of the input signal must never exceed V_{CC} + 0.3V / GND - 0.3V.

3. All voltage values are measured from each pin with respect to supplies.

Table 3. **Operating conditions**

1. When mounted on a 4-layer PCB with vias.

2. When mounted on a 2-layer PCB with vias.

3 Electrical characteristics

1. Standby mode is active when V_{STBY} is tied to GND.

2. Dynamic measurements - $20*log(rms(V_{out})/rms(V_{ripple}))$. V_{ripple} is the sinusoidal signal superimposed upon V_{CC}.

3. Dynamic measurements - $20*log(rms(V_{out})/rms(V_{incm}))$.

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{\rm CC}$	Supply current No input signal, no load, left and right channel active		6.6	8.6	mA
I_{STBY}	Standby current ⁽¹⁾ No input signal, V_{STBYL} = GND, V_{STBYR} = GND, R _L = 8 Ω		10	2000	nA
V_{00}	Output offset voltage No input signal, $R_L = 8\Omega$		1	35	mV
P_{0}	Output power THD = 1% max, F = 1kHz, $R_1 = 8\Omega$	370	460		mW
$THD + N$	Total harmonic distortion + noise $P_0 = 300$ mW _{rms} , G = 6dB, R _L = 8 Ω , 20Hz $\le F \le 20$ kHz		0.5		$\%$
PSRR	Power supply rejection ratio ⁽²⁾ , inputs grounded $R_L = 8\Omega$, G = 6dB, C _b = 1µF, V _{ripple} = 200mV _{pp} $F = 217Hz$ $F = 1kHz$		80 75		dB
CMRR	Common mode rejection ratio ⁽³⁾ $R_L = 8\Omega$, G = 6dB, C _b = 1µF, V _{incm} = 200mV _{pp} $F = 217Hz$ $F = 1$ kHz		57 57		dB
SNR	Signal-to-noise ratio A-weighted, G = 6dB, C_b = 1µF, R _L = 8 Ω $(THD + N \le 0.5\%, 20Hz < F < 20kHz)$		104		dB
Crosstalk	Channel separation, $R_L = 8\Omega$, G = 6dB $F = 1kHz$ $F = 20Hz$ to 20kHz		105 80		dB
V_N	Output voltage noise, $F = 20$ Hz to 20kHz, $R_L = 8\Omega$, G=6dB $C_h = 1 \mu F$ Unweighted A-weighted		15 10		µVrms
Gain	Gain value (R_{IN} in $k\Omega$)	40k R_{IN}	50k R_{IN}	60kQ R_{IN}	V/V
t _{WU}	Wake-up time $(C_b = 1 \mu F)$		47		ms
t_{STBY}	Standby time $(C_h = 1\mu F)$		10		μs
$\Phi_{\!M}$	Phase margin at unity gain $R_L = 8\Omega$, $C_L = 500pF$		65		Degrees
GM	Gain margin, $R_L = 8\Omega$, $C_L = 500pF$		15		dB
GBP	Gain bandwidth product, $R_L = 8\Omega$		1.5		MHz

Table 5. $V_{CC} = +3.3V$, GND = 0V, T_{amb} = 25°C (unless otherwise specified)

1. Standby mode is active when V_{STBY} is tied to GND.

2. Dynamic measurements - 20*log(rms(V_{out})/rms(V_{ripple})). V_{ripple} is the sinusoidal signal superimposed upon V_{CC} .

3. Dynamic measurements - $20*log(rms(V_{out})/rms(V_{incm}))$.

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{\rm CC}$	Supply current No input signal, no load, left and right channel active		6.2	8.1	mA
I_{STBY}	Standby current ⁽¹⁾ No input signal, V_{STBYL} = GND, V_{STBYR} = GND, R _L = 8 Ω		10	2000	nA
V_{oo}	Output offset voltage No input signal, $R_L = 8\Omega$		1	35	mV
P_0	Output power THD = 1% max, F = 1kHz, $R_1 = 8\Omega$	220	295		mW
$THD + N$	Total harmonic distortion + noise $P_0 = 200$ mW _{rms} , G = 6dB, R _L = 8 Ω , 20Hz $\le F \le 20$ kHz		0.5		%
PSRR	Power supply rejection ratio ⁽²⁾ , inputs grounded $R_L = 8\Omega$, G = 6dB, C _b = 1µF, V _{ripple} = 200mV _{pp} $F = 217Hz$ $F = 1kHz$		76 73		dB
CMRR	Common mode rejection ratio ⁽³⁾ $R_L = 8\Omega$, G = 6dB, C _b = 1µF, V _{incm} = 200mV _{pp} $F = 217Hz$ $F = 1kHz$		57 57		dB
SNR	Signal-to-noise ratio A-weighted, G = 6dB, C_b = 1µF, R _L = 8 Ω $(THD + N \le 0.5\%, 20Hz < F < 20kHz)$		102		dB
Crosstalk	Channel separation, $R_L = 8\Omega$, G = 6dB $F = 1kHz$ $F = 20$ Hz to 20kHz		105 80		dB
V_N	Output voltage noise, $F = 20$ Hz to 20kHz, $R_L = 8\Omega$, G=6dB $C_h = 1 \mu F$ Unweighted A-weighted		15 10		µVrms
Gain	Gain value (R_{IN} in $k\Omega$)	40k R_{IN}	50 k Ω R_{IN}	60 k Ω R_{IN}	V/V
t _{WU}	Wake-up time $(C_b = 1 \mu F)$		46		ms
t_{STBY}	Standby time $(C_b = 1\mu F)$		10		μs
$\Phi_{\!M}$	Phase margin at unity gain $R_L = 8\Omega$, $C_L = 500pF$		65		Degrees
GM	Gain margin, $R_L = 8\Omega$, $C_L = 500pF$		15		dB
GBP	Gain bandwidth product, $R_L = 8\Omega$		1.5		MHz

Table 6. V_{CC} = +2.7V, GND = 0V, T_{amb} = 25°C (unless otherwise specified)

1. Standby mode is active when V_{STBY} is tied to GND.

2. Dynamic measurements - 20*log(rms(V_{out})/rms(V_{ripple})). V_{ripple} is the sinusoidal signal superimposed upon V_{CC} .

3. Dynamic measurements - $20*log(rms(V_{out})/rms(V_{incm}))$.

Description	Figure	Page	
THD+N vs. output power	Figure 2 to 13	page 9 to page 10	
THD+N vs. frequency	Figure 14 to 19	page 11	
PSRR vs. frequency	Figure 20 to 28	page 12 to page 13	
PSRR vs. common mode input voltage	Figure 29	page 13	
CMRR vs. frequency	Figure 30 to 35	page 13 to page 14	
CMRR vs. common mode input voltage	Figure 36	page 14	
Crosstalk vs. frequency	Figure 37 to 39	page 14 to page 15	
SNR vs. power supply voltage	Figure 40 to 45	page 15 to page 16	
Differential DC output voltage vs. common mode input voltage	Figure 46 to 48	page 16	
Current consumption vs. power supply voltage	Figure 49	page 16	
Current consumption vs. standby voltage	Figure 50 to 52	page 17	
Standby current vs. power supply voltage	Figure 53	page 17	
Frequency response	Figure 54 to 56	page 17 to page 18	
Output power vs. load resistance	Figure 57	page 18	
Output power vs. power supply voltage	Figure 58 to 59	page 18	
Power dissipation vs. output power	Figure 60 to 62	page 18 to page 19	
Power derating curves	Figure 63	page 19	

Table 7. **Index of graphics**

 0.01 L
1E-3

Figure 2. THD+N vs. output power Figure 3. THD+N vs. output power

 0.01 L
1E-3

1E-3 0.01 0.1 1

ШI

Output power (W)

1E-3 0.01 0.1 1

Output power (W)

 \Box

Figure 10. THD+N vs. output power Figure 11. THD+N vs. output power

 $\sqrt{}$

Figure 21. PSRR vs. frequency

 $\bm \Omega$

Figure 28. PSRR vs. frequency Figure 29. PSRR vs. common mode input voltage

TTTT

H

III

┯┷┷

₩

 $\top \top \top$

₩

T

 $Vcc = 5V$ RL ≥ 8Ω $G = +6dB$ $Vic = 200mVpp$ $Cb = 1\mu F$, $Cin = 4.7\mu F$ $Tamb = 25^{\circ}C$

 \top

THE

T

╪╪╪

 \Box

-70 -60 -50 -40 -30 -20 -10 $\overline{0}$

CMRR (dB)

CMRR_I

(aB

Figure 36. CMRR vs. common mode input voltage

Figure 37. Crosstalk vs. frequency

Figure 32. CMRR vs. frequency Figure 33. CMRR vs. frequency

Figure 38. Crosstalk vs. frequency Figure 39. Crosstalk vs. frequency

2.5 3.0 3.5 4.0 4.5 5.0 5.5

Supply Voltage (V)

A - Weighted filter $F = 1kHz$

 $G = +6dB$, $RL = 16\Omega$ $THD + N < 0.5\%$ $Tamb = 25°C$

57

2.5 3.0 3.5 4.0 4.5 5.0 5.5

Supply Voltage (V)

 $F = 1kHz$ $G = +6dB$, RL = 4Ω $THD + N < 0.5%$ Tamb = 25° C

Unweighted filter (20Hz to 20kHz)

 Figure 48. Differential DC output voltage vs. common mode input voltage

Figure 49. Current consumption vs. power supply voltage

Figure 44. SNR vs. power supply voltage Figure 45. SNR vs. power supply voltage

 $\bm{\varpi}$

 Figure 50. Current consumption vs. standby voltage

Figure 52. Current consumption vs. standby voltage

57

 Figure 58. Output power vs. power supply voltage

Figure 59. Output power vs. power supply voltage

 $\bm{\varPi}$

Figure 60. Power dissipation vs. output power Figure 61. Power dissipation vs. output power

Figure 62. Power dissipation vs. output power Figure 63. Power derating curves

4 Application information

4.1 General description

The TS4998 integrates two monolithic full-differential input/output power amplifiers with two selectable standby pins dedicated for each channel. The gain of each channel is set by external input resistors.

4.2 Differential configuration principle

The TS4998 also includes a common mode feedback loop that controls the output bias value to average it at $V_{CC}/2$ for any DC common mode input voltage. This allows maximum output voltage swing, and therefore, to maximize the output power. Moreover, as the load is connected differentially instead of single-ended, output power is four times higher for the same power supply voltage.

The **advantages** of a full-differential amplifier are:

- High PSRR (power supply rejection ratio),
- High common mode noise rejection,
- Virtually no pops&clicks without additional circuitry, giving a faster startup time compared to conventional single-ended input amplifiers,
- Easier interfacing with differential output audio DAC,
- No input coupling capacitors required due to common mode feedback loop.

In theory, the filtering of the internal bias by an external bypass capacitor is not necessary. However, to reach maximum performance in all tolerance situations, it is recommended to keep this option.

The only constraint is that the differential function is directly linked to external resistor mismatching, therefore you must pay particular attention to this mismatching in order to obtain the best performance from the amplifier.

4.3 Gain in typical application schematic

A typical differential application is shown in *[Figure 1 on page 3](#page-2-1)*.

The value of the differential gain of each amplifier is dependent on the values of external input resistors R_{IN1} to R_{IN4} and of integrated feedback resistors with fixed value. In the flat region of the frequency-response curve (no C_{IN} effect), the differential gain of each channel is expressed by the relation given in *[Equation 1](#page-19-3)*.

Equation 1

$$
A_{V_{diff}} = \frac{V_{O+} - V_{O-}}{Diff_{input+} - Diff_{input-}} = \frac{R_{feed}}{R_{IN}} = \frac{50k\Omega}{R_{IN}}
$$

where R_{IN} = R_{IN1} = R_{IN2} = R_{IN3} = R_{IN4} expressed in kΩ and R_{feed} = 50kΩ (value of internal feedback resistors).

Due to the tolerance on the internal 50kΩfeedback resistors, the differential gain will be in the range (no tolerance on R_{IN}):

$$
\frac{40k\Omega}{R_{IN}}\!\!\leq\!\!A_{V_{diff}}\!\!\leq\!\!\frac{60k\Omega}{R_{IN}}
$$

The difference of resistance between input resistors of each channel have direct influence on the PSRR, CMRR and other amplifier parameters. In order to reach maximum performance, we recommend matching the input resistors R_{IN1} , R_{IN2} , R_{IN3} , and R_{IN4} with a maximum tolerance of 1%.

Note: For the rest of this section, Av_{diff} will be called A_V to simplify the mathematical expressions.

4.4 Common mode feedback loop limitations

As explained previously, the common mode feedback loop allows the output DC bias voltage to be averaged at $V_{CC}/2$ for any DC common mode bias input voltage.

Due to the V_{ICM} limitation of the input stage (see *[Table 3 on page 4](#page-3-1)*), the common mode feedback loop can fulfil its role only within the defined range. This range depends upon the values of V_{CC} , R_{IN} and R_{feed} (A_V). To have a good estimation of the V_{ICM} value, use the following formula:

Equation 2

$$
V_{ICM} = \frac{V_{CC} \times R_{IN} + 2 \times V_{ic} \times R_{feed}}{2 \times (R_{IN} + R_{feed})} = \frac{V_{CC} \times R_{IN} + 2 \times V_{ic} \times 50 k\Omega}{2 \times (R_{IN} + 50 k\Omega)}(V)
$$

with V_{CC} in volts, R_{IN} in kΩ and

$$
V_{ic} = \frac{Diff_{input+} + Diff_{input-}}{2}
$$
 (V)

The result of the calculation must be in the range:

$$
GND \leq V_{ICM} \leq V_{CC} - 1V
$$

Due to the +/-20% tolerance on the 50kΩ feedback resistors R_{feed} (no tolerance on R_{IN}), it is also important to check that the V_{ICM} remains in this range at the tolerance limits:

$$
\frac{V_{CC} \times R_{IN} + 2 \times V_{ic} \times 40k\Omega}{2 \times (R_{IN} + 40k\Omega)} \trianglelefteq V_{ICM} \leq \frac{V_{CC} \times R_{IN} + 2 \times V_{ic} \times 60k\Omega}{2 \times (R_{IN} + 60k\Omega)}(V)
$$

If the result of the V_{ICM} calculation is not in this range, an input coupling capacitor must be used.

Example: $V_{CC} = 2.7V$, $A_V = 2$, and $V_{ic} = 2.2V$.

With internal resistors R_{feed} = 50kΩ, calculated external resistors are R_{IN} = R_{feed}/A_V = 25kΩ $V_{\text{CC}} = 2.7V$ and $V_{\text{ic}} = 2.2V$, which gives $V_{\text{ICM}} = 1.92V$. Taking into account the tolerance on the feedback resistors, with R_{feed} = 40kΩ the common mode input voltage is V_{ICM} = 1.87V and with $R_{feed} = 60k\Omega$, it is $V_{ICM} = 1.95V$.

These values are not in range from GND to V_{CC} - 1V = 1.7V, therefore input coupling capacitors are required. Alternatively, you can change the V_{ic} value.

4.5 Low frequency response

The input coupling capacitors block the DC part of the input signal at the amplifier inputs. In the low frequency region, C_{IN} starts to have an effect. C_{IN} and R_{IN} form a first-order high pass filter with a -3dB cut-off frequency.

$$
F_{CL} = \frac{1}{2 \times \pi \times R_{IN} \times C_{IN}} (Hz)
$$

with R_{IN} expressed in Ω and C_{IN} expressed in F.

So, for a desired -3dB cut-off frequency we can calculate C_{IN} :

$$
C_{IN} = \frac{1}{2 \times \pi \times R_{IN} \times F_{CL}}(F)
$$

From *[Figure 64](#page-21-1)*, you can easily establish the C_{IN} value required for a -3 dB cut-off frequency for some typical cases.

Figure 64. -3dB lower cut-off frequency vs. input capacitance

4.6 Power dissipation and efficiency

Assumptions:

- \bullet Load voltage and current are sinusoidal (V_{out} and I_{out})
- Supply voltage is a pure DC source (V_{CC})

The output voltage is:

$$
\mathsf{V}_{\mathsf{out}} = \mathsf{V}_{\mathsf{peak}} \; \mathsf{sinat} \; (\mathsf{V})
$$

and

$$
I_{\text{out}} = \frac{V_{\text{out}}}{R_{\text{L}}} (A)
$$

and

$$
\mathsf{P}_{\mathsf{out}} = \frac{\mathsf{V}_{\mathsf{peak}}{}^2}{2 \mathsf{R}_{\mathsf{L}}} \ (\mathsf{W})
$$

Therefore, the average current delivered by the supply voltage is:

Equation 3

$$
I_{ccAVG} = 2 \frac{V_{peak}}{\pi R_L} (A)
$$

The power delivered by the supply voltage is:

Equation 4

$$
P_{\text{supply}} = V_{\text{CC}} I_{\text{ccAVG}} \text{ (W)}
$$

Therefore, the **power dissipated by each amplifier** is:

 $P_{\text{diss}} = P_{\text{supply}} - P_{\text{out}} (W)$

$$
\mathsf{P}_{\text{diss}} = \frac{2\sqrt{2} \mathsf{V}_{\text{CC}}}{\pi \sqrt{\mathsf{R}_{\text{L}}}} \sqrt{\mathsf{P}_{\text{out}}} \text{--} \mathsf{P}_{\text{out}}(\mathsf{W})
$$

and the maximum value is obtained when:

$$
\frac{\partial P \text{diss}}{\partial P_{\text{out}}} = 0
$$

and its value is:

Equation 5

$$
P dissmax = \frac{2\text{Vcc}^2}{\pi^2 R_L} \text{ (W)}
$$

Note: This maximum value is only dependent on the power supply voltage and load values.

The **efficiency** is the ratio between the output power and the power supply:

Equation 6

$$
\eta = \frac{P_{\text{out}}}{P_{\text{supply}}} = \frac{\pi V_{\text{peak}}}{4 \text{Vcc}}
$$

The maximum theoretical value is reached when $V_{peak} = V_{CC}$, so:

$$
\eta = \frac{\pi}{4} = 78.5\%
$$

The TS4998 is stereo amplifier so it has two power amplifiers. Each amplifier produces heat due to its power dissipation. Therefore, the maximum die temperature is the sum of each amplifier's maximum power dissipation. It is calculated as follows:

- $P_{\text{diss } 1}$ = Power dissipation of left channel power amplifier
- *Pdiss 2* = Power dissipation of right channel power amplifier
- Total $P_{diss} = P_{diss}$ 1 + P_{diss} 2 (W)

In most cases, $P_{diss 1} = P_{diss 2}$, giving:

TotalP_{diss} = 2 × P_{diss1} =
$$
\frac{4\sqrt{2}V_{CC}}{\pi\sqrt{R_L}}\sqrt{P_{out}}-2P_{out}(W)
$$

The maximum die temperature allowable for the TS4998 is 150°C. In case of overheating, a thermal shutdown protection set to 150°C, puts the TS4998 in standby until the temperature of the die is reduced by about 5°C.

To calculate the maximum ambient temperature T_{amb} allowable, you need to know:

- the power supply voltage value, V_{CC}
- the load resistor value, R_L
- the package type, $R_{\text{TH,IA}}$

Example: V_{CC} =5V, R_1 =8 Ω , $R_{TH,IA}$ QFN16=85°C/W (with 2-layer PCB with vias).

Using the power dissipation formula given in *Equation 5*, the maximum dissipated power per channel is:

 $P_{\text{dissmax}} = 633 \text{mW}$

And the power dissipated by both channels is:

Total $P_{dissmax}$ = 2 x $P_{dissmax}$ = 1266mW

T_{amb} is calculated as follows:

Equation 7

$$
T_{amb} = 150^{\circ} C - R_{TJHA} \times TotalP_{dissmax}
$$

Therefore, the maximum allowable value for T_{amb} is:

 T_{amb} = 150 - 85 x 2 x 1.266=42.4 °C

If a 4-layer PCB with vias is used, $R_{THJA}QFN16 = 45^{\circ}$ C/W and the maximum allowable value for T_{amb} in this case is:

 T_{amb} = 150 - 45 x 2 x 1.266 = 93°C

4.7 Footprint recommendation

Footprint soldering pad dimensions are given in *[Figure 72 on page 30](#page-29-0)*. As discussed in the previous section, the maximum allowable value for ambient temperature is dependent on the thermal resistance junction to ambient R_{THJA} . Decreasing the R_{THJA} value causes better power dissipation.

Based on best thermal performance, it is recommended to use 4-layer PCBs with vias to effectively remove heat from the device. It is also recommended to use vias for 2-layer PCBs to connect the package exposed pad to heatsink cooper areas placed on another layer.

For proper thermal conductivity, the vias must be plated through and solder-filled. Typical thermal vias have the following dimensions: 1.2mm pitch, 0.3mm diameter.

Figure 65. QFN16 footprint recommendation

4.8 Decoupling of the circuit

Two capacitors are needed to correctly bypass the TS4998: a power supply bypass capacitor C_S and a bias voltage bypass capacitor C_b .

The C_S capacitor has particular influence on the THD+N at high frequencies (above 7kHz) and an indirect influence on power supply disturbances. With a value for C_S of 1µF, one can expect THD+N performance similar to that shown in the datasheet.

In the high frequency region, if C_S is lower than 1 μ F, then THD+N increases and disturbances on the power supply rail are less filtered.

On the other hand, if C_S is greater than 1 μ F, then those disturbances on the power supply rail are more filtered.

The C_b capacitor has an influence on the THD+N at lower frequencies, but also impacts PSRR performance (with grounded input and in the lower frequency region).

4.9 Standby control and wake-up time t_{wu}

The TS4998 has two dedicated standby pins (STBYL, STBYR). These pins allow to put each channel in standby mode or active mode independently. The amplifier is designed to reach close to zero pop when switching from one mode to the other.

When both channels are in standby (V_{STBYL} = V_{STBYR} = GND), the circuit is in shutdown mode. When at least one of the two standby pins is released to put the device ON, the bypass capacitor C_b starts to be charged. Because C_b is directly linked to the bias of the amplifier, the bias will not work properly until the C_b voltage is correct. The time to reach this voltage is called the wake-up time or t_{WU} and is specified in *[Table 4 on page 5](#page-4-1)*, with $C_b=1\mu F$.

During the wake-up phase, the TS4998 gain is close to zero. After the wake-up time, the gain is released and set to its nominal value. If C_b has a value different from 1µF, then refer to the graph in *[Figure 66](#page-25-3)* to establish the corresponding wake-up time.

When a channel is set to standby mode, the outputs of this channel are in high impedance state.

Figure 66. Typical startup time vs. bypass capacitor

4.10 Shutdown time

When the standby command is activated (both channels put into standby mode), the time required to put the two output stages of each channel in high impedance and the internal circuitry in shutdown mode is a few microseconds.

Note: In shutdown mode when both channels are in standby, the Bypass pin and L_{IN} +, L_{IN} -, R_{IN} +, R_{IN} pins are shorted to ground by internal switches. This allows a quick discharge of C_b and *CIN capacitors.*

4.11 Pop performance

Due to its fully differential structure, the pop performance of the TS4998 is close to perfect. However, due to mismatching between internal resistors R_{feat} , external resistors R_{IN} and

external input capacitors C_{IN} , some noise might remain at startup. To eliminate the effect of mismatched components, the TS4998 includes pop reduction circuitry. With this circuitry, the TS4998 is close to zero pop for all possible common applications.

In addition, when the TS4998 is in standby mode, due to the high impedance output stage in this configuration, no pop is heard.

4.12 Single-ended input configuration

It is possible to use the TS4998 in a single-ended input configuration. However, input coupling capacitors are needed in this configuration. The schematic diagram in *[Figure 67](#page-26-1)* shows an example of this configuration for a gain of +6dB set by the input resistors.

Figure 67. Typical single-ended input application

The component calculations remain the same for the gain. In single-ended input configuration, the formula is:

$$
Av_{SE} = \frac{V_{O+} - V_{O-}}{V_e} = \frac{R_{feed}}{R_{IN}} = \frac{50k\Omega}{R_{IN}}
$$

with R_{IN} expressed in $kΩ$.

4.13 Notes on PSRR measurement

What is the PSRR?

The PSRR is the power supply rejection ratio. The PSRR of a device is the ratio between a power supply disturbance and the result on the output. In other words, the PSRR is the ability of a device to minimize the impact of power supply disturbance to the output.

How is the PSRR measured?

The PSRR is measured as shown in *[Figure 68](#page-27-1)*.

Figure 68. PSRR measurement

Principles of operation

- The DC voltage supply (V_{CC}) is fixed
- The AC sinusoidal ripple voltage (V_{ripole}) is fixed
- No bypass capacitor C_S is used

The PSRR value for each frequency is calculated as:

$$
\text{PSRR} \ = \ 20 \times \text{Log} \Bigg[\frac{\text{RMS}_{(Output)}}{\text{RMS}_{(Vripple)}} \Bigg](\text{dB})
$$

RMS is an rms selective measurement.

5 QFN16 package information

In order to meet environmental requirements, STMicroelectronics offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an STMicroelectronics trademark. ECOPACK specifications are available at: www.st.com.

Figure 71. QFN16 4x4mm package mechanical data

Figure 72. QFN16 footprint soldering pad

6 Ordering information

Table 8. **Order codes**

7 Revision history

Table 9. **Document revision history**

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

